<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1337375093"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1337375085">
            <Task name="Map" build_result="2" update_result="0" update_time="1337375085"/>
            <Task name="MapEqu" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1337375092">
            <Task name="PAR" build_result="2" update_result="0" update_time="1337375092"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1337375085">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1337375085"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1337375085">
            <Task name="Translate" build_result="2" update_result="0" update_time="1337375085"/>
        </Milestone>
        <Report name="DT6088_FPGA_impl1.bgn" last_build_time="1337375093" last_build_size="1830"/>
        <Report name="DT6088_FPGA_impl1.edi" last_build_time="1337375082" last_build_size="69339"/>
        <Report name="DT6088_FPGA_impl1.jed" last_build_time="1337375093" last_build_size="134378"/>
        <Report name="DT6088_FPGA_impl1.ncd" last_build_time="1337375092" last_build_size="60749"/>
        <Report name="DT6088_FPGA_impl1.ngd" last_build_time="1337375085" last_build_size="66376"/>
        <Report name="DT6088_FPGA_impl1_map.ncd" last_build_time="1337375085" last_build_size="42554"/>
    </Strategy>
</BuildStatus>
