Human Face Detection AI Demo

Lattice sensAI Demo

Detect the Presence of a Human Face in Under a 1 mW – This demo uses artificial intelligence (AI) to implement a human detection algorithm. FPGAs have parallel data processing ability, making them more power efficient at such tasks compared to a microprocessor.

Always-on, Local Intelligence Improves Security – Bringing AI to the network edge is challenging, but it also offers tremendous opportunity. Designing AI into an iCE40 UltraPlus FPGA instead of cloud-based resources can dramatically cut power consumption while accelerating response time. At the same time, keeping processing local improves security. Designers also gain always-on intelligence, even when the network is turned off to save power.

Multi-Engine BNN in a 2.15 mm x 2.55 mm FPGA – The Lattice inference engine with BNN architecture is able to fit into two package options in our iCE40 UltraPlus FPGA. A 30-ball CSP package with 0.4 mm ball pitch created the smallest neural network within an FPGA, 2.15 mm x 2.55 mm. A 48-pin QFN package with 0.5 mm pin pitch enables lower cost PCB designs, 7.0 mm x 7.0 mm.

Features

  • Accelerated, low-power face detection at network edge using neural network model
  • Configuration files provided for rapid implementation on iCE40 UltraPlus Mobile Development Platform
  • Binary weights and activation reduce overall power consumption, while maintaining high accuracy
  • With integrated 128K bytes of memory, weights/activations can be stored directly inside of iCE40 UltraPlus FPGA
  • Can be optimized between power and response time depending on system needs
  • The same technique can be used to detect other objects such as dog, cat, car, or ship
Lattice sensAI

Jump to

Video

Human Presence Detection Using ECP5 and CNNs

  • This demonstration processes video images and identifies the presence of a human
  • The inferencing is done using Convolutional Neural Networks implemented in the Embedded Vision Development Kit’s ECP5 FPGA
  • Power consumption is less than 1W

Block Diagram

Face Detect Block Diagram

Documentation

Quick Reference
Downloads
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MDP Based Face Detection Demonstration User Guide
FPGA-UG-020471.19/25/2018PDF1001.3 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MDP Based Face Detection Demonstration Bitstreams
1.19/25/2018ZIP2 MB