Search

MachXO3D

Enhance Secure Control Applications with Hardware Root-of-Trust and Dual Boot Capabilities

Related Products

Related Applications


MachXO3D White Paper Request

Builds on Proven MachXO3 Architecture – MachXO3D adds an immutable embedded security block, enhanced control functions, expanded user flash memory up to 2700 kbits, and available in Commercial, Industrial and AEC-Q100 qualified Automotive grade.

Highly Secured FPGA – Immutable security enables Hardware Root-of-Trust and pre-verified cryptographic functions such as ECDSA, ECIES, AES, SHA, HMAC, TRNG, Unique Secure ID and Public/Private Key Generation.

On Device Dual Boot Flash – No need for external memory for dual boot configuration. On device dual boot flash enables fail-safe programming and provides flexible in-field updates.

Features

  • Simplifies implementation of hardware security by integrating Root-of-Trust in your platform’s first on, last off device
  • Supports security throughout the product lifecycle including device manufacturing and transport, platform manufacturing, installation, operation and decommissioning
  • Enables comprehensive protection against a variety of threats by providing data security, equipment security, data authentication, design security and brand protection
  • Programmable logic combined with secure dual boot configuration block provides flexibility during design implementation and enables secure updates after equipment deployment
  • Delivers robust security and pre-verified cryptographic functions compliant with NIST SP 800-193 PFR and CAVP guidelines to protect non-volatile memory, detect malicious code, and recover in case of corruption

Jump to

Security

MachXO3D is NIST-CAVP certified and complies with NIST SP 800-193 PFR Guidelines

Lattice has completed the National Institute of Standards and Technology (NIST) Cryptographic Algorithm Validation Program (CAVP) certification for the MachXO3D™ cryptographic functions listed below. NIST CAVP provides validation testing of FIPS-approved and NIST-recommended cryptographic algorithms and their individual components. Federal Information Processing Standards (FIPS) is the U.S. federal government’s standard for cryptographic software.

The MachXO3D establishes a hardware Root-of-Trust (ROT) to protect, detect and recover the device and other components from unauthorized firmware access throughout their systems’ lifecycle, from the point of manufacturing to end of life. These security functions are compliant with NIST SP 800-193 PFR guidelines and now certified with NIST-CAVP validation tests described in below table.

NIST-CAVP Certifications for MachXO3D™ cryptographic functions

Validation Number C998
Test Capabilities Description
AES-ECB Direction: Decrypt, Encrypt
Key Length: 128, 256
ECDSA KeyGen (186-4) Curve: P-256
Secret Generation Mode: Testing Candidates
ECDSA SigGen (186-4) Capabilities:
    Curve: P-256
    Hash Algorithm: SHA2-256
ECDSA SigVer (186-4) Capabilities:
    Curve: P-256
    Hash Algorithm: SHA2-256
HMAC DRBG Prediction Resistance: No
Capabilities:
Mode: SHA2-256
Entropy Input: 256
Nonce: 256
Personalization String Length: 0
Additional Input: 0
Returned Bits: 256
HAC-SHA2-256 MAC: 256
Key sizes < block size
KAS-ECC Function: Key Pair Generation
KAS-ECC CDH-Component Function: Key Pair Generation
SHA-256 Message Length: 8-65536 Increment 8

To see this certification on the NIST website, click here.

To learn more about NIST CAVP, click here.

MachXO3D Security Features Enablement in Lattice Diamond

The following is needed to enable the MachXO3D security features:

  • Installation of the Encryption Pack (request via Technical Support)
  • A Diamond Subscription license or a MachXO3D Security license.

Buy / Renew License

Family Table

MachXO3D Device Selection Guide
Features MachXO3D-4300 MachXO3D-9400
LUTs 4300 9400
Distributed RAM (kbits) 34 73
EBR SRAM (kbits) 92 432
UFM (kbits) 367/11223 1088/26933
PLLs 2 2
Hardened Security Block 1 1
Oscillator 1 1
On-chip Dual-boot Yes Yes
I3C compatible I/O Yes1 Yes1
MIPI D-PHY Support2 Yes Yes
VCC - 2.5/3.3V HC / ZC 4 HC / ZC 4
VCC - 1.2V -
 HE
Temperature Grades C / I / A5 C / I / A5

1. 4 pairs of I/O in bank 3 with I3C dynamic pull up capability.
2. HC device only.
3. When dual-boot is disabled, image space can be repurposed as extra UFM.
4. HC = High Performance / ZC = Low Power Option
5. C = Commercial, I = Industrial, A = Automotive

0.5 mm Spacing I/O Count

MachXO3D-4300 MachXO3D-9400
72 QFN (10 mm x 10 mm) 58 (HC, ZC) 58 (HC, ZC)
0.65 mm Spacing I/O Count

MachXO3D-4300 MachXO3D-9400
69-ball WLCSP (5.2 mm x 6.2 mm)   58 (HE)
0.8 mm Spacing I/O Count

MachXO3D-4300 MachXO3D-9400
256-ball caBGA (14 mm x 14 mm) 206 (HC1, ZC) 206 (HC, ZC1, HE2)
400-ball caBGA (17 mm x 17 mm)
335 (HC, ZC)
484-ball caBGA (19 mm x 19 mm)
383 (HC, ZC1, HE2)
1.0 mm Spacing I/O Count

MachXO3D-4300 MachXO3D-9400
256-ball ftBGA (17 mm x 17 mm) 206 (HC)  

1. Available in automotive grade
2. Available in automotive grade only

Example Solutions

Secure Control PLDExpand Image

Secure Control PLD

  • Enhances Secure Control PLD functionality with dual boot and hardware root-of-trust to simplify implementation of comprehensive, flexible and robust hardware security throughout product lifecycle.
Design Example: MachXO3D Secure ServerExpand Image

Secure Server

  • Hardened secure configuration block enables MachXO3D to protect, detect and recover itself from malicious attacks
  • FPGA fabric enables parallel processing capability to protect, detect and recover multiple platform firmware at the same time
  • Compliant with NIST SP 800 193 Platform Firmware Resiliency (PFR) guidelines
Chain of Trust Implementation ExampleExpand Image

Chain of Trust Implementation

  • Hardware Root-of-Trust is the first link in chain of trust that protects entire systems
  • Hardened device configuration engine cryptographically authenticates MachXO3D’s configuration image at power-on
  • Embedded security block provides cryptographic functions to authenticate other platform firmware at power-on
  • With instant-on capability MachXO3D is the first device to boot up securely on the platform and as such is an excellent anchor for Chain of Trust
MachXO3 - Battery Management SystemExpand Image

Battery Management Control using MachXO3D

  • MachXO3D provides controller for the battery management for mobile and portable embedded systems
  • Intelligent cell balancing for charge equalization for each battery cell.
  • Control charge/ discharge process and receive real-time battery information like State of Charge (SOC) and State of Health (SOH)

Videos

CRA Ref Design V1.0
Expand Video

CRA Ref Design V1.0

The Lattice MachXO3D™ enables the Root of Trust (ROT) on the industrial Exor System on Module (SOM) and supports the Cyber Resilient Architecture (CRA) over OPC UA.
PQShield Lattice Semiconductor’s Smallest Footprint CSNA 2.0 Secure Boot
Expand Video

PQShield Lattice Semiconductor’s Smallest Footprint CSNA 2.0 Secure Boot

This demonstration features the Lattice MachXO3D™ and PQShield’s PQCryptolib, embedded to implement a secure boot based on LMS (Leighton-Micali Signature) and XMSS (eXtended Merkle Signature Scheme). This setup ensures robust security for embedded systems.
RCS (Rapid Context Switch)
Expand Video

RCS (Rapid Context Switch)

This demo showcases Rapid Context Switch (RCS), which enables secure updates to the Lattice FPGA with minimal downtime.
Device Attestation Over LTPI
Expand Video

Device Attestation Over LTPI

Lattice provides peripheral device attestation between the Host Processor Module (HPM) and the Security Control Module (SCM) using the LTPI channel. This attestation over LTPI aggregates the Management Component Transport Protocol (MCTP) and is fully compliant with SPDM attestation standards.

Design Resources

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Development Kits & Boards

Our development boards & kits help streamline your design process

Complete Design Flows, High Ease of Use

Programming Hardware

Take the strain out of in-system programming & in-circuit reconfiguration with our programming hardware

Documentation

Quick Reference
Technical Resources
Information Resources
Downloads
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
I3C Controller Driver API Reference
FPGA-TN-023421.012/21/2023PDF894.8 KB
I3C Target Driver API Reference
FPGA-TN-023381.012/21/2023PDF769.7 KB
Implementing High-Speed Interfaces with MachXO3D Usage Guide
FPGA-TN-020651.16/28/2021PDF2.2 MB
Importing Platform Designer IP into MachXO3D Designs
FPGA-UG-021731.010/31/2022PDF1.3 MB
Lattice OrCAD Capture Schematic Library
This file contains an OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs.		FPGA-SC-020059.012/16/2025ZIP3.2 MB
MachXO3D 256-Pin caBGA Package Migration File
1.05/21/2019CSV15 KB
MachXO3D 72-Pin QFN Package Migration File
1.05/21/2019CSV4.7 KB
MachXO3D Family Data Sheet
FPGA-DS-020262.23/19/2025PDF1.3 MB
MachXO3D Hardware Checklist
FPGA-TN-021041.411/5/2025PDF689.8 KB
MachXO3D Programming and Configuration User Guide
FPGA-TN-020691.94/22/2025PDF1.4 MB
MachXO3D Security Checklist
FPGA-TN-023111.12/8/2024PDF276.5 KB
MachXO3D Soft Error Detection (SED)/Correction (SEC) User Guide
FPGA-TN-021241.110/21/2024PDF599.4 KB
MachXO3D sysCLOCK PLL Usage Guide
FPGA-TN-020701.12/27/2024PDF1.3 MB
MachXO3D sysI/O User Guide
FPGA-TN-020681.37/29/2025PDF863.7 KB
MachXO3D-4300 Pinout
FPGA-SC-020111.110/16/2024CSV19.3 KB
MachXO3D-9400 Pinout
FPGA-SC-020121.0310/20/2021CSV29.8 KB
Memory Usage Guide for MachXO3D Devices
FPGA-TN-020661.07/24/2020PDF4.6 MB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-020901.412/11/2025PDF957.3 KB
Package Diagrams
FPGA-DS-020538.58/5/2025PDF9.4 MB
PCB Layout Recommendations for BGA Packages
FPGA-TN-020245.612/10/2024PDF6.2 MB
Power Decoupling and Bypass Filtering for Programmable Devices
FPGA-TN-021151.11/26/2022PDF708.9 KB
Tamper Detection/Response for MachXO3D Devices
FPGA-TN-021431.03/6/2023PDF361.7 KB
Temperature Excursion User Guide for MachXO3 and MachXO4 Devices
FPGA-TN-022631.212/11/2025PDF373 KB
Thermal Management
FPGA-TN-020445.812/11/2025PDF1.1 MB
Triple-Speed Ethernet Driver API Reference
FPGA-TN-023411.26/26/2025PDF568.1 KB
Using Hardened Control Functions in MachXO3D Devices
FPGA-TN-021171.22/12/2025PDF1.2 MB
Using Hardened Control Functions in MachXO3D Devices Reference Guide
FPGA-TN-021191.87/2/2025PDF1.9 MB
Using Hardened Control Functions in MachXO3D Devices Reference Guide Supplement
FPGA-TN-022411.09/30/2020PDF636.4 KB
Wafer-Level Chip-Scale Package Guide
FPGA-TN-023121.16/23/2022PDF236.5 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MachXO3D Family Data Sheet
FPGA-DS-020262.23/19/2025PDF1.3 MB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
EPP Programmer for Lattice SupplyGuard
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-022851.13/15/2025WEB
HSM Platform Agnostic EPP Generation and Programming
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-022431.13/15/2025WEB
I3C Controller Driver API Reference
FPGA-TN-023421.012/21/2023PDF894.8 KB
I3C Target Driver API Reference
FPGA-TN-023381.012/21/2023PDF769.7 KB
Implementing High-Speed Interfaces with MachXO3D Usage Guide
FPGA-TN-020651.16/28/2021PDF2.2 MB
Lock Policy Settings for MachXO3D Devices
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-021321.42/24/2025WEB
MachXO3D Embedded Security Block
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-020911.69/3/2025WEB
MachXO3D Hardware Checklist
FPGA-TN-021041.411/5/2025PDF689.8 KB
MachXO3D Programming and Configuration User Guide
FPGA-TN-020691.94/22/2025PDF1.4 MB
MachXO3D Security Checklist
FPGA-TN-023111.12/8/2024PDF276.5 KB
MachXO3D Soft Error Detection (SED)/Correction (SEC) User Guide
FPGA-TN-021241.110/21/2024PDF599.4 KB
MachXO3D sysCLOCK PLL Usage Guide
FPGA-TN-020701.12/27/2024PDF1.3 MB
MachXO3D sysI/O User Guide
FPGA-TN-020681.37/29/2025PDF863.7 KB
Memory Usage Guide for MachXO3D Devices
FPGA-TN-020661.07/24/2020PDF4.6 MB
Migrating Designs from AMD CPLD/FPGA Devices to Lattice FPGA Devices
FPGA-AN-020811.18/27/2024PDF2.6 MB
MIPI D-PHY Bandwidth Matrix and Implementation
FPGA-TN-020901.412/11/2025PDF957.3 KB
PCB Layout Recommendations for BGA Packages
FPGA-TN-020245.612/10/2024PDF6.2 MB
Power Decoupling and Bypass Filtering for Programmable Devices
FPGA-TN-021151.11/26/2022PDF708.9 KB
Signing JEDEC with HSM-Generated Signature
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-022601.13/15/2025WEB
Single Event Upset (SEU) Report for MachXO2, MachXO3, and MachXO3D
FPGA-TN-021461.211/30/2023PDF261 KB
SupplyGuard Architecture for Sentry 3.0 Solution Stack
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-023471.06/13/2025WEB
SupplyGuard Architecture Overview
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-TN-023041.03/15/2025WEB
Tamper Detection/Response for MachXO3D Devices
FPGA-TN-021431.03/6/2023PDF361.7 KB
Temperature Excursion User Guide for MachXO3 and MachXO4 Devices
FPGA-TN-022631.212/11/2025PDF373 KB
Thermal Management
FPGA-TN-020445.812/11/2025PDF1.1 MB
Triple-Speed Ethernet Driver API Reference
FPGA-TN-023411.26/26/2025PDF568.1 KB
Using Hardened Control Functions in MachXO3D Devices
FPGA-TN-021171.22/12/2025PDF1.2 MB
Using Hardened Control Functions in MachXO3D Devices Reference Guide
FPGA-TN-021191.87/2/2025PDF1.9 MB
Using Hardened Control Functions in MachXO3D Devices Reference Guide Supplement
FPGA-TN-022411.09/30/2020PDF636.4 KB
Wafer-Level Chip-Scale Package Guide
FPGA-TN-023121.16/23/2022PDF236.5 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MachXO3D 256-Pin caBGA Package Migration File
1.05/21/2019CSV15 KB
MachXO3D 72-Pin QFN Package Migration File
1.05/21/2019CSV4.7 KB
MachXO3D-4300 Pinout
FPGA-SC-020111.110/16/2024CSV19.3 KB
MachXO3D-9400 Pinout
FPGA-SC-020121.0310/20/2021CSV29.8 KB
Package Diagrams
FPGA-DS-020538.58/5/2025PDF9.4 MB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Importing Platform Designer IP into MachXO3D Designs
FPGA-UG-021731.010/31/2022PDF1.3 MB
MachXO3D PFR OOB I2C Command Protocol
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-UG-020321.26/14/2025WEB
MachXO3D Platform Firmware Resiliency Manifest and Log Management
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-UG-020251.26/14/2025WEB
MachXO3D-SED-SEC-Demo
FPGA-UG-020711.01/31/2021PDF3 MB
SupplyGuard Portal User Guide
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.		FPGA-UG-021441.26/14/2025WEB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
I2C to WISHBONE Configuration Interface Bridge - Documentation
FPGA-RD-021901.05/16/2020PDF1.5 MB
I2C to WISHBONE Configuration Interface Bridge - Source Code
FPGA-RD-021901.05/16/2020ZIP1.3 MB
SPI to WISHBONE Configuration Interface Bridge - Documentation
FPGA-RD-021911.05/16/2020PDF1.6 MB
SPI to WISHBONE Configuration Interface Bridge - Source Code
FPGA-RD-021911.05/16/2020ZIP1.3 MB
Using MachXO3D ESB to implement AES128/256 Encryption/Decryption - Source Code
1.05/21/2019ZIP712.9 KB
Using MachXO3D ESB to implement AES128/256 Encryption/Decryption - User Guide
FPGA-RD-020561.110/8/2023PDF416.6 KB
Using MachXO3D ESB to implement ECC Key Pair Generation
FPGA-RD-020571.01/10/2020PDF946 KB
Using MachXO3D ESB to implement ECC Key Pair Generation - Source Code
1.05/21/2019ZIP823.3 KB
Using MachXO3D ESB to Implement ECC-based Authentication - Documentation
FPGA-RD-020651.09/23/2019PDF1.1 MB
Using MachXO3D ESB to implement ECDSA Generation/Verification
FPGA-RD-020531.15/2/2024PDF436.3 KB
Using MachXO3D ESB to implement ECDSA Generation/Verification - Source Code
1.05/21/2019ZIP974.6 KB
Using MachXO3D ESB to implement ECIES Encryption/Decryption
FPGA-RD-020551.08/23/2021PDF477.2 KB
Using MachXO3D ESB to implement ECIES Encryption/Decryption - Source Code
1.05/21/2019ZIP911.8 KB
Using MachXO3D ESB to implement HMAC SHA256 - Documentation
FPGA-RD-020521.08/23/2021PDF492.5 KB
Using MachXO3D ESB to implement HMAC SHA256 - Source Code
1.05/21/2019ZIP816.3 KB
Using MachXO3D ESB to implement SHA256
FPGA-RD-020541.08/23/2021PDF586.7 KB
Using MachXO3D ESB to implement SHA256 - Source Code
1.05/21/2019ZIP989.3 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Power Calculator Update for All XO2 and Derivative (XO2/XO3L/XO3LF/XO3D/PlatformManager2) Devices
PCN02A-201.11/14/2021PDF28.6 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Lattice OrCAD Capture Schematic Library
This file contains an OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs.		FPGA-SC-020059.012/16/2025ZIP3.2 MB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Lattice FPGA Product Selector Guide
v25.3.01/6/2026PDF717 KB
MachXO3D Product Brief
I02684.010/16/2024PDF385.6 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
BG256 XO3D
Rev C12/4/2020PDF59.1 KB
BG400 XO3D
Rev B11/3/2020PDF24.6 KB
BG484 XO3D
1.05/21/2019PDF23.3 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Building Comprehensive Hardware Security
WP00181.05/21/2019PDF250.2 KB
Next-Generation MachXO3D FPGAs Make Automotive Space Secure
WP00271.09/17/2020PDF583.7 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
[BSDL] LCMXO3D-4300C
FPGA-MD-020601.0510/16/2024ZIP22 KB
[BSDL] LCMXO3D-9400C CABGA256
FPGA-MD-020174.01/29/2019BSM54.5 KB
[BSDL] LCMXO3D-9400C CABGA400
FPGA-MD-020184.01/29/2019BSM65.8 KB
[BSDL] LCMXO3D-9400C CABGA484
FPGA-MD-020194.01/29/2019BSM70.8 KB
[BSDL] LCMXO3D-9400C QFN72
FPGA-MD-020204.01/29/2019BSM40.5 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MachXO3D Device Family Delphi Models
FPGA-MD-020222.110/16/2024ZIP977 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
[IBIS] MachXO3D
FPGA-MD-020621.210/16/2024ZIP7.9 MB

Support

Technical Support

Need Help? We're Here to Assist You

Find The Software & IP Licenses You Need

Quality & Reliability

Reference Material to Help Answer Your Questions

Outside Services to Help Get The Job Done

Lattice Semiconductor

ABOUT LATTICE

SALES

SUPPORT

FOLLOW