More and more designers are turning to ultra-low density FPGAs like the Lattice iCE40 for low cost, low power applications, particularly for mobile and consumer products. These FPGAs pose their own unique design challenges, and you need customized, easy to use design tools to hit cost, power, and time to market targets. Welcome to the productive world of iCEcube2 design software.
Optimize your Ultra-low Density FPGA for Power and Cost
- iCEcube2 tools are a custom fit for ultra-low density design
- Create projects tailored for specific tasks
- Assign design files and constraints to front-end or back-end processes
Tools that Work the Way You Work
- Simplified design flow for improved ease of use
- Simple design process steps
- GUI feedback for completed tasks
- Standard GUI actions for intuitive functions
Design Simulation…Design Synthesis…Design Done
- Leverage industry-leading simulation and synthesis technologies
- Use synthesis inferencing for functions instead of using pre-defined modules
- Use existing constraint entry capability in synthesis
- Use existing schematic display capability in synthesis
- Use standard HDL simulators for verification
One Design Flow, All the Tools
- A complete design environment
- Project management
- Constraint editor
- Floorplanner
- Package view
- Power estimator
- Static timing analyzer
- Synthesis
- Simulation
- Device programming
iCEcube2 Version 2020.12
- Replaced Aldec™ Active-HDL™ with Mentor® ModelSim® Lattice FPGA Edition. Active-HDL
Lattice Edition is still supported but not included.
iCEcube2 Version 2017.08
- This version of the iCEcube2 software adds support for the device-package combinations:
- iCE40HX4K - BG121
- iCE40HX8K - BG121
- Fixed bug for incorrect options to bit generation provided by the Tcl script.
- Fixed bug for incorrect result from PLL module generator in RHEL 7.2.
iCEcube2 Version 2017.01
- Added VPP_2V5_TO_1P8V synthesis feature for iCE40 Ultra and iCE40 UltraPlus devices.
- Enhanced auto assign SPI dedicate pin if no SPI instance.
- Fixed bug for RGB LED driver pin mapping issue in iCE40 UltraPlus device.
- Fixed bug for I3C simulation model for iCE40 UltraPlus device.
iCEcube2 Version 2016-12
- Removed the license control for iCE40UP5K – UWG30, iCE40UP3K – UWG30 and iCE40UP5K – SG48
iCEcube2 Version 2016.08
- This version of the iCEcube2 software adds support for the device-package combinations:
- iCE40UP5K-UWG30
- iCE40UP3K-UWG30
- iCE40UP5K-SG48
- Enhanced Pin Constraint Editor with pullup/weakpullup constraints process.
- Added support for Windows 10 OS, 32-bit and 64-bit.
- Added Pack Area option to placer tool options.
- Added VPP_2V5_TO_1P8V synthesis feature for ICE40 UltraLite devices
iCEcube2 Version 2016-02
- Fixed bug on iCE40 and iCE40LM in RAM cascade mode
- Enhanced the placer report for the registers that are packed into I/O. GUI also shows them correctly after place and route
iCEcube2 Version 2015-08
- Support for Windows 8 and 8.1
iCEcube2 Version 2015-04
- iCE40UL family – Now generally available.
- iCE40 Ultra (iCE5LP) family
- Added 48 QFN package (package name is SG48).
- Added CM36 package (package name is CM36)
iCEcube2 Version 2014-12
- iCE40 Ultra (iCE5LP) family
- DSP signed accumulator and signed multaddsub instantiation. Refer to Technology Guide for the list of supported SB_MAC16 configurations
- SB_MAC16 inference for Synplify Pro (in addition to existing LSE support)
- Support for PLL reconfiguration during runtime
- Programming
- For some time, the Diamond Programmer is the tool to use to program iCE devices. The obsolete iCEcube2 programmer has now been removed from iCEcube2 installation to avoid confusion.
- Synopsys SynplifyPro Synthesis update: to version J-2014.09L
iCEcube2 Version 2014-08
- iCE40 Ultra (iCE5) family full support – note: single package (the SWG30 and UWG20 are not available)
- Available device and package combinations:
- iCE5LP4K – SWG36
- iCE5LP2K – SWG36
- iCE5LP1K – SWG36
- DSP Block SB_MAC16 support:
- Inference support - LSE only
- 50 pre-defined SB_MAC16 functional configurations. Please refer to Technology Guide for supported configurations
- Module generation for SPI/I2C (Verilog only)
- Power Estimator support
- Implementation of RGB using soft logic instead of SB_LEDD_IP hard block. Now use SB_RGB_IP primitive. Previous designs that use SB_LEDD_IP must be migrated to SB_RGB_IP for this release.
iCEcube2 Software Subscription License
The iCEcube2 license enables users to design and optimize solutions for ultra-low density, low power, and low-cost Lattice iCE40 devices.
To purchase an iCEcube2 license, please go to the Online Store or contact a local sales representative or distributor.
If you have purchased a software license and received a software serial number, please go to our Subscription licensing form.
iCEcube2 Makers Community
Lattice offers free licenses to hobbyists, enthusiasts, community educators & start-up companies. If this describes you, please contact us to register for a free iCEcube2 license with subject “New iCEcube2 License Request”.
To subscribe, or modify your subscription, to Document Notifications please login to your Lattice account
Quick Reference | Information Resources | Downloads |
*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.
