Lattice Sentry Root of Trust Reference Design for MachXO3D

Platform Firmware Resiliency Demo Reference Design for Lattice Sentry Solutions Stack

Related Products

Related Applications


Newsletter Subscription

Protect – Using the included MachXO3D PFR configuration bitstream, developers can demonstrate and test the ability to authenticate the boot firmware of protected ICs before they boot. Developers can modify this configuration bitstream or load their own bitstreams as desired.

Detect – The platform also demonstrates the ability to detect and block illegal SPI and SPI flash operations. This can be controlled and monitored using a dedicated user interface on a PC workstation.

Recover – The demonstration can automatically replace damaged boot images of the MachXO3D and also protected external devices with known good versions.

Features

  • Implements Lattice Sentry Solutions Stack
  • Integrates Lattice Sentry Solutions Stack IP
  • Includes full C source code for fast and easy customization
  • Lattice Diamond® programming support
Lattice Sentry

Jump to

Block Diagrams

Lattice Sentry Solutions Stack Platform Root of Trust, using MachXO3D FPGA.png

Documentation

To subscribe, or modify your subscription, to Document Notifications please login to your Lattice account

Quick Reference
Technical Resources
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
MachXO3D PFR Manifest Log Management
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.
FPGA-UG-0202510/26/2023WEB
MachXO3D PFR OOB I2C Command Protocol
Access this document via a Technical Support Request after signing in to the Lattice website. Complete the request form via this link, please click here.
FPGA-UG-0203210/26/2023WEB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Lattice Sentry Root of Trust Reference Design for MachXO3D - User's Guide
FPGA-RD-022031.08/12/2020PDF2.2 MB